Power-Efficient Transposed FIR Filter Architecture With Clock Gating for Real-Time Image Processing on FPGA. Conf. Proc. Sci. Manag. 2026, 1 (2), 29-33. https://doi.org/10.68337/cpsm.v1.i2.2026-029.