Power-Efficient Transposed FIR Filter Architecture with Clock Gating for Real-Time Image Processing on FPGA. Conf. Proc. Sci. Manag. 2026;1(2):29-33. doi:10.68337/cpsm.v1.i2.2026-029