“Power-Efficient Transposed FIR Filter Architecture With Clock Gating for Real-Time Image Processing on FPGA”. Conference Proceedings in Science and Management, vol. 1, no. 2, Oct. 2026, pp. 29-33, https://doi.org/10.68337/cpsm.v1.i2.2026-029.