“Power-Efficient Transposed FIR Filter Architecture With Clock Gating for Real-Time Image Processing on FPGA”. Conference Proceedings in Science and Management 1, no. 2 (October 30, 2026): 29–33. Accessed October 31, 2026. https://cpsmse.com/index.php/cpsm/article/view/40.